Pratik M and Dinesh Sethi 2024. FPGA Implementation of Modulo 2n ±1 Adder-Subtractor. Revista Electronica de Veterinaria. 25, 2 (Nov. 2024), 1487-1490. DOI:https://doi.org/10.69980/redvet.v25i2.1861.